In-Chip Monitoring Subsystem for Process, Voltage & Temperature (PVT) Monitoring, TSMC N6
Search IP
Latest News
Today on Design-Reuse.com
Qualitas has expanded the IP portfolio on its silicon success with its eDP RX PHY line, specifically supporting eDP v1.5a, the latest specification. Read
Expedera Inc., a leading licensor of edge inference artificial intelligence (AI) semiconductor intellectual property (IP), today announced it raised $20 ... Read
Arteris and Andes Technology today announced their partnership to advance innovation for RISC-V based SoC designs for AI, 5G, networking, mobile, storage, ... Read
Partner Highlight
imec announces it will host the NanoIC pilot line. This pilot line taps into the EU Chips Act vision to accelerate innovation, drive economic growth, ... Read
Portfolio Companies in the Silicon Catalyst Incubator will gain direct access to the Analog Bits wide portfolio of precision clocking macros PLLs and ... Read
Siemens Digital Industries Software today announced Catapultâ„¢ AI NN software for High-Level Synthesis (HLS) of neural network accelerators on Application-Specific ... Read
Industry Expert Blogs
Ravi Malhotra, Hyperscale Solutions Architect, Arm
Kaushik Sethunath, Ceva
By Sivakumar P R, Founder & CEO, Maven Silicon
Industry Articles
-
How control electronics can help scale quantum computers
Chris Morrison
Agile Analog -
Why verification matters in network-on-chip (NoC) design
Zifei Huang
Axiomise -
Functional Safety for Control and Status Registers
Tim Schneider
Arteris -
An Introduction to Post-Quantum Cryptography Algorithms
Christos Kasparis
EnSilica -
The Rise of RISC-V and ISO 26262 Compliance
Simon Wang
Andes Technology -
Synopsys 3DIO Solution for Multi-Die Integration (2.5D/3D)
Lakshmi Jain
Synopsys -
SoC NoCs: Homegrown or Commercial Off-the-Shelf?
Andy Nightingale
Arteris -
From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
Vincenzo Liguori
Ocean Logic